Analog Verification - Assignment Point
Analog Verification
Subject: Engineering | Topics:

Analog verification is made on the proven fact that transistor level simulation can be too slow to provide adequate functional confirmation. Discussion of analog confirmation began in 2005 when it began to become recognized which the analog portion connected with large mixed-signal poker chips had become so complex that significant and rising number of these kinds of chips were being built with functional errors within the analog portion in which prevented them by operating correctly.

Related Engineering Paper: