Static Timing Analysis

Static timing analysis (STA) is a simulation method regarding computing the expected timing of a digital circuit without having requiring a simulation of the full circuit. High-performance integrated circuits have got traditionally been seen as an the clock frequency when they operate. Gauging the capability of a circuit to control at the chosen speed requires an chance to measure, during the structure process, its hold off at numerous steps.